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Abstract—In this work, we describe how the frequency 
dependence of conductance (G) and capacitance (C) of a generic 
MOS capacitor results in peaks of the functions G/ω and -
ωdC/dω. By means of TCAD simulations, we show that G/ω and 
-ωdC/dω peak at the same value and at the same frequency for 
every bias point from accumulation to inversion. We illustrate 
how the properties of the peaks change with the semiconductor 
doping (ND), oxide capacitance (COX), minority carrier lifetime 
(τg), interface defect parameters (NIT, σ) and majority carrier 
dielectric relaxation time (τr). Finally, we demonstrate how these 
insights on G/ω and -ωdC/dω can be used to extract COX, ND 
and τg from InGaAs MOSCAP measurements 
Keywords—Characterization, extraction technique, MOS, 
multi-frequency, C-V, G-V, minority carrier lifetime, oxide 
capacitance, doping 
I. INTRODUCTION 
Measuring and analyzing the impedance of the metal-
oxide-semiconductor (MOS) system has played a central role 
in the development of MOS structures in electronic, 
photovoltaic and photocatalytic devices. The impedance/ 
admittance modulus (Z, Y) and phase angle (θ) of the MOS 
capacitor are typically measured over the frequency range 
from 20 Hz to 1 MHz, and resolved into capacitive (C) and 
conductive (G) elements. The behavior of C and G as a 
function of gate voltage, temperature and frequency are used 
to investigate and quantify physical parameters and defects of 
the MOS system [1]. 
It was recently shown using experimental results, simulations 
and mathematical analysis, that for any MOS capacitor in 
inversion, functions of the capacitance (-ωdC/dω) and 
conductance (G/ω) are related at all angular frequencies 
(ω=2πf) and that the two functions both exhibit a maximum 
value at the transition frequency (fm). In addition, the values 
of G/ω and -ωdC/dω are equal at fm [2]. 
The objective of this work is to extend on [2], to show that the 
functions G/ω and -ωdC/dω are related in all bias regions of 
the MOS C-V response and that this holds for ideal MOS 
systems and for non-ideal MOS structures with interface traps. 
II. THE G/ω AND - ω dC/dω RELATIONSHIP: VALIDATION 
To demonstrate the relationship between the C and G 
parameters, we consider the case of an InGaAs MOS capacitor 
(53% In). It is important to emphasize that the relationship is 
expected to hold for all MOS structures. InGaAs was selected 
as an example MOS system for the following reasons: (a) 
based on the energy gap (Eg=0.74 eV) and typical τg values, 
InGaAs MOS capacitors can exhibit an inversion response at 
room temperature [3], (b) MOS systems based on wider band 
gap semiconductors, (e.g., Si, GaN), and typical values tg, 
exhibit peak frequency values (fm) in inversion which are 
typically below 1 mHz, making difficult the measurements, 
(c) the C and G functions also have coincident peaks in the 
GHz regime, of relevance to RF and mm wave applications, 
where In(Ga)As devices are often employed [4]. 
Figure 1(a) and 1(b) report the multi-frequency C-V and 
G-V responses (1 kHz to 1 MHz) of an In0.53Ga0.47As MOS 
capacitor simulated with Sentaurus device simulator [5], 
including Fermi-Dirac statistics, multi-valley band structure 
with non-parabolic corrections and Shockley–Read–Hall 
(SRH) generation/recombination. Figure 2 plots G/ω and -
ωdC/dω in inversion (VG=-3V) from 102 to 1014 Hz. The plot 
confirms that the two functions feature the same value at f = 
2285 Hz, as described in [2], where the peak frequency is 
determined by the SRH time τg. The plot also shows that the 
two functions exhibit a second peak value at f = 8.53 THz. 
Figure 3 plots the magnitude of the peak values of G/ω and -
ωdC/dω as the gate bias is varied. The plot demonstrates how 
the relationship holds at all bias points in the ideal CV/GV 
response. 
 Figure 4 shows how the two peak frequencies vary with 
the gate voltage. The high frequency peak is always present 
and relates to the majority carrier dielectric relation time, 
which is discussed later. The peak due to the supply of 
minority carriers to the inversion layer goes to zero, as 
expected, when the MOS structure moves from strong 
inversion to depletion. This is a general relationship and holds 
for any MOS system.  
We next consider if the G/ω and -ωdC/dω relationships 
still hold for the non-ideal case, namely in the presence of 
interface states. Figure 5 illustrates an example for a Gaussian 
DIT profile, described by the equation 𝐷𝐼𝑇(𝐸) =
𝑁𝐼𝑇exp (−(𝐸 − 𝐸𝐼𝑇)
2/(2𝑆𝐼𝑇
2)). The traps are donor type,  as 
proposed in previous publications [e.g., [6]]. This profile is 
introduced into the ideal InGaAs MOS structure considered in 
Figs. 1. The DIT introduces a frequency dependent distortion 
into the CV and GV response, as reported in other publications 
[e.g., [6]]. Plotting the G/ω and -ωdC/dω peak values versus 
gate voltage (Figure 6(a)) and the frequency of the peak value 
versus bias (Figure 6(b)), indicates that the relationship still 
holds for interface states. The high frequency peaks (> 1012 
Hz) are not influenced by interface states, as expected, and are 
removed for clarity. 
 The physical meaning of the peak values of G/ω and -
ωdC/dω is illustrated in Figures. 7 to 10. Figure 7 shows that 
the peak frequency in inversion is directly related to 1/τg. At 
high values of the minority carrier lifetime, fm eventually 
saturates, when the inversion layer carrier supply rate from 
minority carrier density in quasi neutral region (ni2/ND) 
exceeds the SRH generation rate. In depletion region, where 
interface traps dominates the response, the peak value of G/ω 
linearly depends on NIT (the peak value of DIT) for G/ω<COX/2 
(see Figure 8), and this is a well known result from the 
conductance method approach [1][7]. The peak frequency 
shows a linear dependence on the capture cross section (Figure 
9). In accumulation, the high frequency peak is set by the 
majority carrier dielectric relaxation time (Figure 10) 
τr=ε0·εr·ρ, with ε0, εr and ρ being the free space permittivity 
and the semiconductor relative permittivity and resistivity [8]. 
The measured/simulated admittance is resolved in the 
equivalent circuit shown in Figure 11(c). This circuit 
representation in addition to the equivalent circuit topology of 
the device under test (Fig 11(b)) set the relationship between 
G/ω and -ωdC/dω. By first writing C and G in terms of COX, 
GS, CS, and then by calculating the corresponding 
maximum/minimum, it is also possible to obtain analytic 
expressions for the peak value and position of the G/ω and -
ωdC/dω functions: 
 𝑓𝑚 =
𝐺𝑆
2𝜋(𝐶𝑆+𝐶𝑂𝑋)
 a
 (
𝐺
𝜔
)
𝑚𝑎𝑥
= (−𝜔
𝑑𝐶
𝑑𝜔
)
𝑚𝑎𝑥
=
𝐶𝑂𝑋
2
2(𝐶𝑆+𝐶𝑂𝑋)
 b
where GS and CS are the conductance and capacitance of 
the semiconductor respectively. It is worth noting that at every 
bias point the semiconductor impedance can be modeled using 
a capacitor and a conductance, also in the presence of interface 
traps. The only assumption made in the topology reported in 
Figure 11(b) is that the oxide is free of traps. In fact, in the 
presence of border traps an R-C distributed network should be 
added in the circuit, as reported in [9]. 
III. THE G/ ω AND -ω dC/ dω RELATIONSHIP: APPLICATION 
By performing a direct comparison between G/ω and -
ωdC/dω from simulations and experimental results, MOS 
parameters can be extracted. An example is shown in Figure 
11(a) based on experimental multi-frequency C-V and G-V 
measured from 1 kHz to 1 MHz for a Ni/Al2O3/n-
In0.53Ga0.47As/InP structure [10]. The only region that can be 
analyzed is inversion, where the frequency peak of G/ω and -
ωdC/dω is within the measured frequency range (Figure 4). 
For non-silicon based MOS systems, defects in the oxide 
(border traps) can have a significant impact on the 
MOS/MOSFET characteristics [11][12]. However, in strong 
inversion the behavior of C and G is mainly given by the 
minority carriers response, so it is reasonable to neglect the 
effect of the border traps and to use the topology shown in 
Figure 11(b) also in this case. 
Using COX=0.098 F/m2, τg= 80 ps and ND=4.6·1017 cm-3 we 
obtain an excellent agreement between simulations and 
experiments (Fig 11(a)). The extracted parameters are 
consistent with other extraction techniques [10]. In particular, 
ND agrees with the mean value of the doping concentration 
extracted by ECV, while COX is compatible with the oxide 
thickness measured by TEM images (6 nm) and assuming a 
Al2O3 dielectric constant of 6.6, which is consistent with other 
experiments [13]. 
IV. CONCLUSIONS 
Simulations have shown that the G/ω and -ωdC/dω versus 
frequency plots exhibit marked peaks. The value and the 
frequency of the peaks can be interpreted with the circuit 
elements of Figure 11(b) and thus eventually in terms of COX, 
ND, τg, τr , DIT and σ. In strong inversion, where the effect of 
border traps can be neglected for this analysis, it is possible to 
do a direct comparison of the G/ω and -ωdC/dω functions 
between experimental and simulated results (without traps). 
The triplet (COX, ND, τg) that minimizes the error between 
these functions identifies the extracted quantities. This 
technique is completely general and applicable to any MOS 
capacitor system, the information that can be extracted from 
the experiments depends however on the frequency range that 
canbe practically explored. 
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Figure 1. Simulated multi-frequency C-V (a) and G/ω -V (b) at 300 K w/o including traps. Simulations use ND=4·1017 cm-3, 
COX=0.0098 F/m2 and τg= 92 ps. 
             
Figure 6. Simulations of the MOS structure in Figs. 1 including the Gaussian DIT profile shown in Figure 5. The peak value of G/ω and -
ω·dC/dω versus VG is shown in (a) and its frequency position in (b). The dashed lines are the simulations results without traps and the 
blue box highlights the region where the DIT affects the properties of the peaks. The high frequency peaks (> 1012 Hz) are not impacted 
by DIT, as expected, and are removed for clarity. 
 
Figure 4. Frequency position of the peak value of G/ω 
(triangles) and -ω·dC/dω (squares) as a function of VG for the 
simulations in Figure1. 
 
Figure 3. Peak value of G/ω (triangles) and -ω·dC/dω (squares) as a 
function of VG for the simulations in Figure1 
 
Figure 2. Simulated curves of G/ω (triangles) and -ω·dC/dω 
(squares) extracted from the MOS structure in Figure 1 and 
plotted as a function of frequency in inversion (VG=-3 V). 
 
Figure 5. DIT profile of donor traps included in the simulations 
of Figure 6. The energy is referred to the valence band of 
InGaAs. The figure reports also the parameter used for the 
Gaussian distribution and the values of the capture cross 
section for electron and holes. 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure. 7. Simulated fm as a function of the 
minority carrier life time extracted from the 
MOS structure in Figure 1. 
 
Figure. 8. Simulated maximum value of G/ω 
as a function of NIT for the MOS structure in 
Figure 6. All the other parameter of DIT are 
the ones reported in Figure 5. For high 
values of NIT, the function tends to COX/2, 
which is shown with the dashed line. 
 
Figure 9. Simulated fm associated to traps 
response of the DIT in Figure 5 as a function 
of the capture cross section. Note that for 
σ=1·10-15 cm2, fm is ~ 10 MHz, which is 
outside the typical measurement range (up 
to 1 MHz). 
 
Figure. 11. (a) Simulated (closed) and experimental (open) curves at VG= -3 V of 
G/ω (triangles) and -ω·dC/dω (squares) plotted as a function of frequency. (b) 
Equivalent electrical circuit of a MOS structure interpreted using a parallel G-C 
circuit (c). 
 
Figure 10. Simulated fm of the majority carriers as 
a function of ND from the MOS structure in Figure 
1 (relevant for mm wave devices). 
